320MHz Digital Phase Locked Loop A project for ECE 547 “VLSI Design” Fall Semester 2004 at the Electrical Engineering Dept. of the University of Maine Designed by Patrick Spinney DPLLs (Digital Phase Locked Loop) are commonly used in communications systems. As part of an investigation into RFID technology, a DPLL suitable for low-cost, low-power applications