

<u>INTRODUCTION</u>: The Very Large Scale Integrated circuit (VLSI) design process has four phases: 1) Circuit Design and Simulation, 2) Physical Layout and Simulation, 3) Fabrication, 4) Test and Characterization. This pipeline Analog to Digital Converter (ADC) is unique in that the intermediate digital data is routed off chip for research considerations. The basic concepts of analog to digital conversion is:

Design Concept

The pipeline ADC architecture consists of N, high speed, low resolution cascaded stages. The digital output of each stage is stored in a shift register. Correction logic circuitry provides 10 bit resolution off chip. The advantages of breaking down the conversion into many stages are:



• High conversion rate (The data is valid at each clock cycle). • Chip size is reduced (The sample rate is not governed by number of stages, minimal stages can be used). Increased resolution

(Additional stages can be added to increase the final output resolution).

This design utilizes 9 stages with 2 bit outputs fed to the shift register. The sub-DAC converts stage outputs to an analog signal. This signal is subtracted / from the original sample creating the residue. The residue x 2 is passed to the next stage. This maintains low stage resolution. Non-overlapping clocks control alternate stages. The system models parallel processing.



Single Stage \rightarrow (+) 2X to next stage ____► S/H from previous ______ 2-bit Digital Output

Each stage compares inputs to constant thresholds, in the sub-ADC. The sub-DAC converts the 00, 01 or 10 sub-ADC output to the indicated analog thresholds.

The 18 raw output stage bits, stored in the shift register, are corrected to 10 bits by the correction logic. In this / design the intermediate outputs, MSB and LSB, of the first 4 stages, are routed off chip to aid in pipeline error compensation research.









