

Digital Phase Locked Loop Design and Layout

**Dali Wang
Fan Yang
12/21/2001**

Contents

1. Introduction	1
1.1 Project Overview	1
1.2 Objective Of The Project	2
1.3 Table Listing Of Specifications	2
1.3.1 The Design Specifications	3
1.3.2 The Test Specification	3
1.4 Table Of Macros	4
1.5 Table Of PinOuts	5
1.6 Known Limitations Of Current Design	5
2. Circuit Design	5
2.1 Components Description	5
2.1.1 Phase And Frequency Detector	5
2.1.2 Loop Filter	6
2.1.3 Voltage Controlled Oscillator	6
2.2 Discussion Of Tradeoffs	7
2.3 Description Of Schematics	7
2.3.1 Phase And Frequency Detector Schematics	7
2.3.2 Loop Filter Schematics	8
2.3.3 Voltage Controlled Oscillator Schematics	8
3. Circuit Performance	9
3.1 Schematics Simulation Results	9
3.1.1 Results For Some Important Components (Other Than Macros)	9
3.1.2 Results For Large Macros	11
3.1.3 Entire Circuit	19
3.2 Discussion Of Results	23
4. Physical Design	25
4.1 Description Of Components	25
4.2 Layout Considerations	25
4.3 Description Of Physical Layout	25
4.3.1 Phase And Frequency Detector	25
4.3.2 Loop Filter	26

4.3.3	Voltage Controlled Oscillator	29
4.3.4	Buffer	29
4.4	Floorplanning Issues	30
5.	Verification	31
5.1	DRC And LVS Verification	31
5.2	Simulation Of Extracted View	33
6.	Experimental Results	37
7.	Summary and Conclusion	37
7.1	Comparison Between Simulation And Experimental Results	37
7.2	Suggestions For Improved Performance	37
7.3	Suggestions For Improved Design	37
	Acknowledgements	37
Appendix A	Schematics	38
Appendix B	Physical Layout	44
Appendix C	PinOut Diagram	54