


Low Noise Operational Amplifiers

Guixiong Zhong



ECE 547- Project Report
Department of Electrical and Computer Engineering
University of Maine
Orono, Maine

Abstract

This project report presents the design, layout, simulation and comparison results of two different low noise Operational Amplifier (Op-Amp) structures. Emphasis has been placed on the comparison of the Op-Amp performance. The two Op-Amps including a new structure and a Folded-Cascode structure were designed and laid out in 0.5 micron technology. While the literature emphasizes the reduction of flicker noise, the two structures in the project minimized the flicker noise and thermal noise simultaneously. Our results show that the two Op-Amps have comparable performance in simulation. Experimental testing needs to be carried out for further evaluations.

Acknowledgements

The author would like to thank Dr. David Kotecki for his insightful guidance and patience throughout this project. The author appreciates Gregory Flewelling, Jason Beaulieu, Zachary Richards and Taoufiq Bellamine for their interesting discussions.

Table of Contents

Acknowledgements	ii
List of Figures	iv
List of Tables.....	vii
Part I	1
1. Background	1
2. Objective	2
3. Overview	3
Part II	4
4. Circuit Components—Schematics.....	4
4.1 New structure Op-Amp design	6
4.2 Folded-Cascode structure Op-Amp	11
4.3 Bias Circuit.....	14
4.4 simulation results	16
4.5 Pin-out table and probe-pad table	21
5. Layout	23
5.1 Design considerations	23
5.2 Layout techniques	23
5.3 Post layout simulation	25
5.4 Performance issues.....	30
6. Verification	31
6.1 DRC.....	31
6.2 Extract	32
6.3 LVS.....	34
Part III.....	37
7. Experimental Testing	37
Part IV.....	41
8. Summary and conclusion	41
9. Suggestions for future studies/work	41
10. Biography of the author	42
Part V	43
11. Appendices for complete schematics and layout views	43
Appendix A: Complete schematics.....	43
Appendix B: Complete layout views.....	57
Bibliography	71

List of Figures

Figure 1.1: Schematic of a gene sequencer.....	1
Figure 1.2: PSD of both types of noise	2
Figure 4.1: Test schematic of the Op-Amps.....	5
Figure 4.2: First stage of the new structure Op-Amp	7
Figure 4.3: Noise model for the new structure.....	8
Figure 4.4: Small signal noise model for the input stage of $M_{1,2}$	9
Figure 4.5: Small signal model for $M_{7,8}$	9
Figure 4.6: Small signal model for $M_{5,6}$	10
Figure 4.7: Schematic diagram for the Folded-Cascode structure.....	12
Figure 4.8: Two stage Folded-Cascode Op-Amp	13
Figure 4.9: Two stage new structure Op-Amp	13
Figure 4.10: Bias core for the bias circuit.....	14
Figure 4.11: Entire bias circuit.....	15
Figure 4.12: Unity gain bandwidth of the Op-Amps with zero load.....	16
Figure 4.13: Phase margin of the Op-Amps with zero load.....	17
Figure 4.14: Unity gain bandwidth of the Op-Amps with 10pF load.....	17
Figure 4.15: Phase margin of the Op-Amps with 10pF load.....	18
Figure 4.16: Unity gain bandwidth of the Op-Amps with 20pF load.....	19
Figure 4.17: Phase margin of the Op-Amps with 20pF load.....	20
Figure 5.1: Layout of the input pair	24

Figure 5.2: Layout of the current mirror using interdigitation.....	25
Figure 5.3: Unity gain bandwidth of the Op-Amps with zero load.....	26
Figure 5.4: Phase margin of the Op-Amps with zero load.....	26
Figure 5.5: Unity gain bandwidth of the Op-Amps with 10pF load	27
Figure 5.6: Phase margin of the Op-Amps with 10pF load	28
Figure 5.7: Unity gain bandwidth of the Op-Amps with 20pF load	28
Figure 5.8: Phase margin of the Op-Amps with 20pF load	29
Figure 6.1: Message of “Design Rule Check”	32
Figure 6.2: Extractor.....	33
Figure 6.3: Message of “Extraction complete”	34
Figure 6.4: Artist LVS.....	35
Figure 6.5: Message of “Analysis Job Succeeded”	35
Figure 6.6: Message of “Net-lists match”.....	36
Figure 7.1: Measurement scheme for MOSFET noise measurement.....	38
Figure 7.2: Schematic of the low noise transimpedance amplifier	38
Figure 7.3: Simplified schematic for the PCB testing board.....	39
Figure 7.4: Sine wave input setup.....	40
Figure 7.5: AC gain measurement setup	40
Figure A.1: Test schematic for post layout.....	44
Figure A.2: Schematic of the new structure Op-Amp	45
Figure A.3: Schematic for the second stage of the new structure Op-Amp	46
Figure A.4: Schematic of the two stage new structure Op-Amp	47

Figure A.5: Schematic of the Folded-Cascode Op-Amp.....	48
Figure A.6: Schematic for the second stage of the Folded-Cascode Op-Amp	49
Figure A.7: Schematic of the two stage Folded-Cascode Op-Amp	50
Figure A.8: Schematic of the bias core	51
Figure A.9: Schematic of the entire bias circuit	52
Figure A.10: Schematic of Pad Vdd.....	53
Figure A.11: Schematic of the Pad ground	54
Figure A.12: Schematic of the Pad IO	55
Figure A.13: Schematic of a current mirror	56
Figure B.1: Layout of the entire chip	58
Figure B.2: Layout of the new structure Op-Amp.....	59
Figure B.3: Layout of the second stage for the new structure Op-Amp.....	60
Figure B.4: Layout of two stage new structure Op-Amp	61
Figure B.5: Layout of Folded-Cascode Op-Amp	62
Figure B.6: Layout for the second stage of the Folded-Cascode Op-Amp.....	63
Figure B.7: Layout of Folded-Cascode Op-Amp	64
Figure B.8: Layout of the bias core.....	65
Figure B.9: Layout of the entire bias circuit.....	66
Figure B.10: Layout of Pad Vdd	67
Figure B.11: Layout of Pad ground.....	68
Figure B.12: Layout of the Pad IO.....	69
Figure B.13: Layout of a current mirror.....	70

List of Tables

Table 1: Electrical characteristic of the 40 pin DIP	21
Table 2: Pin-out and Pad-out	22
Table 3: Simulation results with and without parasitics	30

Part I

1. Background

Low noise Op-Amp has applications in proposed gene sequencers. Figure 1.1 shows the schematic of a gene sequencer. When a single strand DNA passing through the nano pore, the sequencer generates a modulated signal in the range of several pico-amps to a nano-amp, and the bandwidth can be up to 10MHz. In order to detect such a weak signal, an ultra low noise Op-Amp is needed.




Figure 1.1: Schematic of a gene sequencer [1]

In MOSFET devices, there are two noise sources, which are flicker noise (below 1MHz) and thermal noise. Figure 1.2 shows the PSD of both types of noise on the same axis such that the flicker noise and the thermal noise can be distinguished. The corner frequency is where both PSDs of the flicker and thermal noise are equal to each other. In Figure 1.2, it is illustrated that the flicker noise is inversely proportional to the frequency and is dominant at low frequency. The thermal noise is independent of the frequency and is dominant at high frequency. In the sub-micron CMOS process, the flicker noise might be significant at frequency well into the megahertz range. For the nano pore gene sequencer

application, the bandwidth is estimated to be between 1MHz and 10MHz. In such a frequency range, the thermal noise is dominant. However, the flicker noise tail will overlap the thermal noise and increase the noise floor. Both types of noise need to be considered in this bandwidth if the Op-Amp is implemented by the sub micron CMOS process.




Figure 1.2: PSD of both types of noise [1]

2. Objective

The objectives for the project are (1) to design the new structure and Folded-Cascode Op-Amps in 0.5 micron process with the consideration of reducing both flicker noise and thermal noise, (2) to make it capable of operating in the frequency range of 1-10MHz, (3) to maximize the unity gain bandwidth and DC gain, (4) to compare the performance of the two structures.

3. Overview

These Op-Amps are designed based on 0.5 micron CMOS process with 5 volts supply voltage. The Cadence environment was used for the design, layout, and simulation. The final chip will be implemented through MOSIS, with AMI's C5N process. The device will be packaged in a 40-pin ceramic DIP and tested in the Fall of 2007.

Part II

4. Circuit Components—Schematics

Figure 4.1 shows the test schematic of Op-Amps. The bias circuit provides the bias current and voltage to the Op-Amps. The inputs of the two Op-Amps are connected to each other so that they share the same input signal. Their output signals are then collected separately and compared. This setup is designed specifically for the purpose of performance comparison.




Figure 4.1: Test schematic of the Op-Amps

The test schematic illustrates that the circuit consists of three major components. They are the new structure Op-Amp, the Folded-Cascode Op-Amp, and the bias circuit. In the following sections, these three components will be described and discussed in details. The complete view of schematic can be found in Appendix A.

4.1 New structure Op-Amp design

Figure 4.2 shows the first stage of the new structure Op-Amp. This structure combines the advantage of a fully differential pair with an active current source load and a differential pair with a current mirror load. The active current source M3 and M4 source the possible maximum current for the input pair to reduce the thermal noise. The current M7 and M8 combine with the transconductance of the input pair to define the DC gain. Stage of M5 and M6, which is the cascode stage, reduces the Miller effect, thereby increase the bandwidth of the amplifier. This stage increases the output resistance looking into the drain of M6 and therefore increases the gain of the differential pair. It also reduces the short channel variation of the input stage. The bias current of input pair is ratioed between $M_{3,4}$ and $M_{7,8}$. $M_{3,4}$ sources most of the bias current. This structure has advantage of increasing the small-signal gain without deteriorating the noise performance. A large bias current, e.g. 3mA, for the high aspect ration input pair was chosen for improving the bandwidth, lowering the flicker noise, and achieving higher DC gain.




Figure 4.3: Noise model for the new structure [1]

Figure 4.4 shows the small signal noise model for the input stage of $M_{1,2}$. We have omitted the parasitic effect and the output noise from M_2 is:

$$v_{no2} = g_{m2}r_0^8 v_{n2} \approx -g_{m2}r_0^8 v_{n2} \quad (4.1)$$

Where r_0 is the small signal output resistance of the circuit in Figure 4.2. Noise contribution of the active current source load stage $M_{3,4}$ is similar to $M_{1,2}$. We can get:

$$v_{no4} = g_{m4}r_0^8 v_{n4} \approx -g_{m4}r_0^8 v_{n4} \quad (4.2)$$




Figure 4.4: Small signal noise model for the input stage of $M_{1,2}$ [1]

The small signal model for $M_{7,8}$ is shown in Figure 4.5. The noise contribution from M_8 is approximately by:

$$v_{no8} = g_{m8}r_8v_{n8} \approx -g_{m8}r_0v_{n8} \quad (4.3)$$




Figure 4.5: Small signal model for $M_{7,8}$ [1]

The small signal noise model for the cascode stage $M_{5,6}$ is shown in Figure 4.6. And the noise contribution from M_6 is approximately by:

$$v_{no6} = \frac{-g_{m6}r_6r_8}{r_6 + r_8 + g_{m6}r_6r_2}v_{n6} \approx \frac{r_8}{r_2}v_{n6} \quad (4.4)$$




Figure 4.6: Small signal model for $M_{5,6}$ [1]

Since this noise is much smaller than those generated by current mirror loads, the input stage, and active current, it was omitted in the noise analysis. The noise contribution from the current bias M0 is also omitted due to the small value comparing to the other stage's input referred noise.

Combining the noise models and with some algebra, the flicker noise and thermal noise can be shown:

$$v_{flicker}^2(f) = \frac{KF_n}{\mu_n C_{ox}^2 W_2 L_2 f} \left[1 + \frac{KF_p}{KF_n} \left(\frac{L_2}{L_4} \right)^2 \frac{I_{D4}}{I_{D2}} + \frac{KF_p}{KF_n} \left(\frac{L_2}{L_8} \right)^2 \frac{I_{D8}}{I_{D2}} \right] \quad (4.5)$$

$$v_{thermal}^2 = \frac{16kT}{3\sqrt{2\mu_n C_{ox} (W/L)_2 I_{D2}}} \left(1 + \sqrt{\frac{\mu_p (W/L)_4 I_{D4}}{\mu_n (W/L)_2 I_{D2}}} + \sqrt{\frac{\mu_p (W/L)_8 I_{D8}}{\mu_n (W/L)_2 I_{D2}}} \right) \quad (4.6)$$

From the expressions above we can reduce the noise through optimizing the sizes and aspect ratios of the MOSFETs, selecting appropriate input MOSFET type for $M_{1,2}$, optimizing the bias current of the input pair.

We have chosen the NMOS as the input pair for three reasons. First, NMOS has larger mobility μ_n (2-3 times greater) than PMOS. According to Equation (4.6), NMOS has smaller thermal noise than PMOS. Second, the flicker noise could be dominant in

the submicron process at frequency greater than 1 MHz. NMOS has smaller flicker noise coefficient. Third, NMOS has higher transition frequency f_T than PMOS, which helps achieving a higher bandwidth.

We have chosen a large size $(W/L)_2$ for the input pair. Choosing channel length L of $M_{3,4}$ and $M_{7,8}$ larger than that of the input pair helps reducing the flicker noise. The aspect ratio of the input pair was chosen to be larger than those of $M_{3,4}$ and $M_{7,8}$ such that the thermal noise can be reduced. It should be noted that the input pair contributes most of the thermal noise and flicker noise by choosing such parameters for the FETs. The optimum gate length of $M_{1,2}$ is found to be $0.75\mu\text{m}$ in the $0.5\mu\text{m}$ process by:

$$\frac{\partial v_{flicker}^2}{\partial L_2} = 0 \quad (4.7)$$

Thanks to the new structure we can choose the bias current for the input up to 3 milli-amps for good noise performance without deteriorating the gain and voltage headroom at the output.

Overall, M_1 , M_2 , M_3 , M_4 are responsible for the noise reduction and M_1 , M_2 , M_5 , M_6 , M_7 , and M_8 are responsible for the DC gain. The DC gain and noise are often trade off in differential pair with current mirror load. However, for this new structure they can be optimized independently.

4.2 Folded-Cascode structure Op-Amp

Figure 4.7 shows the schematic diagram for the Folded-Cascode structure. This structure is similar to the new structure Op-Amp. The differences are: M_5 and M_6 have been changed from NMOS to PMOS; current mirror load M_7 and M_8 have been connected to the ground instead of V_{dd} . Due the similarity of these two structures, the noise models for both of them are identical. However, by examination, the new structure has better noise performance than the Folded-Cascode one, provided the

current goes through M3 and M4 is the same for both of the structures. In the Folded-Cascode structure, $I_{FM4}=I_{FM2}+I_{FM8}$, while in the new structure, $I_{M2}=I_{M4}+I_{M8}$. We have assumed that $I_{M4}=I_{FM4}$, so that $I_{M2}>I_{FM2}$. Because of the larger of the bias current going through the input, the smaller the thermal noise, the new structure has better noise performance in theory.




Figure 4.7: Schematic diagram for the Folded-Cascode structure

Due to one of the objectives that we want to compare the performance of the two Op-Amps, the types, sizes and aspect ratios of the Folded-Cascode have chosen to match with the new structure Op-Amp.

Figure 4.8 and Figure 4.9 show the Op-Amp with a second stage, a common source amplifier. A Miller compensation scheme is used in the two-stage Op-Amp to achieve good phase margin.




Figure 4.8: Two stage Folded-Cascode Op-Amp




Figure 4.9: Two stage new structure Op-Amp

4.3 Bias Circuit

Figure 4.10 shows the bias core for the bias circuit. This bias circuit has good PSRR performance because the currents through $M_{b3,b4}$ are not sensitive to the supply voltage to the first order. M_{b5} is a long channel device and $M_{b5,b6,b7}$ consist of the start-up circuit.




Figure 4.10: Bias core for the bias circuit

Figure 4.11 shows the entire bias circuit. Current mirror is used to input or output bias current, while resistor network is used to provide voltage bias.




Figure 4.11: Entire bias circuit

4.4 simulation results

Due to the lack of the noise model in the available Cadence, the noise simulation was unable to perform. However, the noise performance can be determined experimentally. We will address this issue in Chapter 7. The simulation was performed by biasing the input pair at 1.5V, feeding a small AC signal, collecting the output. Figure 4.1 shows the testing schematic.

Figure 4.12 shows the unity gain bandwidth of the Op-Amps with zero load. The flat gain shown in the figure is around 110dB. The unity gain bandwidth is 123.7 MHz. The red curve represents the Folded-Cascode structure, the blue one is for the new structure.




Figure 4.12: Unity gain bandwidth of the Op-Amps with zero load

Figure 4.13 shows the phase margin of the Op-Amps with zero load. The phase margin is about 65.9 Degrees. The red curve represents the Folded-Cascode structure, the blue one is for the new structure.




Figure 4.13: Phase margin of the Op-Amps with zero load

Figure 4.14 shows the unity gain bandwidth of the Op-Amps with 10pF load. The flat gain shown in the figure is around 110dB. The unity gain bandwidth is 100.9 MHz. The red curve represents the Folded-Cascode structure, the blue one is for the new structure.




Figure 4.14: Unity gain bandwidth of the Op-Amps with 10pF load

Figure 4.15 shows the phase margin of the Op-Amps with 10pF load. The phase margin is about 33.1 Degrees. The red curve represents the Folded-Cascode structure, the blue one is for the new structure.




Figure 4.15: Phase margin of the Op-Amps with 10pF load

Figure 4.16 shows the unity gain bandwidth of the Op-Amps with 20pF load. The flat gain shown in the figure is around 110dB. The unity gain bandwidth is 86.36 MHz. The red curve represents the Folded-Cascode structure, the blue one is for the new structure.




Figure 4.16: Unity gain bandwidth of the Op-Amps with 20pF load

Figure 4.17 shows the phase margin of the Op-Amps with 20pF load. The phase margin is about 18.6 Degrees. The red curve represents the Folded-Cascode structure, the blue one is for the new structure.




Figure 4.17: Phase margin of the Op-Amps with 20pF load

4.5 Pin-out table and probe-pad table

The die size available for the current design is 0.153” x 0.133” and it is packaged as a 40 pin DIP. Depending on the location some pins have higher parasitics than others. Table 1 shows the electrical characteristic of the 40 pin DIP. Pins were assigned based on the sensitivity of the signals. Vdd and Ground were assigned to pin20 and pin40 respectively. For low noise applications, Pins with the lowest parasitics i.e. pin10, pin11, pin30, and pin31, were used for the critical signals, such as output, and input signals, in order to minimize the noise that may be introduced by the pin trace. Table 2 shows the Pin-out table.

Table 1: Electrical characteristic of the 40 pin DIP

Pin	R (ohm)	L (nH)	C (pF)	t _{of} (ps)
1,20,21,40	0.217	8.18	5.32	209
2,19,22,39	0.177	7.92	4.39	187
3,18,23,38	0.154	7.34	3.37	157
4,17,24,37	0.110	6.48	2.34	1213
5,16,25,36	0.103	5.69	2.16	111
6,15,26,35	0.0661	4.37	1.43	79.0
7,14,27,34	0.0646	4.54	1.48	81.9
8,13,28,33	0.0498	3.69	1.05	62.3
9,12,29,32	0.0378	3.54	0.863	55.3
10,11,30,31	0.0247	3.15	0.660	45.6

Table 2: Pin-out and Pad-out

Pin#	Pad#	Purpose
3	3	“Vb0”, bias voltage input for the new structure (4.61V)
9	9	“Fout”, Op-Amp Output of the Folded-Cascode
10	10	“Fin+”, positive input of the Op-Amps
11	11	“Fin-“, negative input of the Op-Amps
12	12	“Nout”, Op-Amp Output of the new structure
16	16	“Fvbf”, 1.5 V output (can be used for biasing the input pair)
17	17	“Nvb0”, 4 V output
18	18	“Vbf”, Bias input for the Folded-Cascode (2.45V)
20	20	N/A (Pins not in the list are all unavailable)
21	21	Vdd (5V)
23	23	“Vbf1”, second device, Bias input for the Folded-Cascode (2.45V)
24	24	“Nvb0”, second device, 4 V output
25	25	“Fvbf1”, second device, 1.5 V output
29	29	“Nout1”, second device, Op-Amp Output of the new structure
30	30	“Fin-1”, second device, negative input of the Op-Amps
31	31	“Fin+1”, second device, positive input of the Op-Amps
32	32	“Fout1”, second device, Op-Amp Output of the Folded-Cascode
38	38	“Vb01”, second device, bias voltage input for the new structure
40	40	Ground

5. Layout

Figure B.1 shows the entire layout of the chip. The upper half consists of the bias circuit, the Folded-Cascode Op-Amp, and the new structure Op-Amp. Metal3 covers the upper half of the chip to provide shielding. The low half is the mirror of the upper half except that it does not have the Metal3 shielding. Comparison of the shielding effect can be achieved by such design.

In the following sections, the design considerations, post layout simulation and performance issues will be addressed. The complete view of layout can be found in appendix B.

5.1 Design considerations

The layout considerations for all components share some general characteristics such as reducing the cell size, minimizing the noise and introducing large number of contacts wherever possible. Multipliers and fingers were used wherever appropriate to help the cell in good shape and improve matching. Ground (GND) and Vdd rings were implemented to minimize the noise coupling between components. The design rule of at least 15% poly also require additional poly to be added if necessary.

In the following section, special considerations for this circuit will be addressed.

5.2 Layout techniques

Large devices can result in large parasitics if some layout issues are not considered. Figure 5.1 shows the layout of the input pair. This input pair has a large W/L, which would have large parasitics in both resistive and capacitive if fingers and multipliers are not used. More contacts along the width of both source and drain reduce the

diffusion resistance of the source and drain. The dummy poly strips on both sides of the device are used to help minimize the effects of undercutting the poly on the outer edges after patterning. If the dummy strips had not been used, the poly of the outermost gates would have been etched out more, resulting in a mismatch of the parallel devices.




Figure 5.1: Layout of the input pair

Figure 5.2 shows the layout of the current mirror using interdigitation. When matching two devices, it is imperative that the devices are as symmetrical as possible. This requires that the devices need to be oriented in the same direction. Splitting the devices into parallel devices and interdigitizing them can distribute the process gradients across the devices, and thus improving matching.




Figure 5.2: Layout of the current mirror using interdigitation

The gate of the modern CMOS device is made of polysilicon material often with a silicided surface layer instead of metal. The polysilicon silicided gate is more resistive than metal, and therefore noisier. In our low noise Op-Amp design, the wide transistors are used as input pair and the contribution of noise from the gate need to be minimized by proper layout. In Figure 5.2, each ends of the gate are connected together to reduce the overall gate resistance.

5.3 Post layout simulation

After layout, the circuit with parasitic was simulated. The following figures show some interesting results.

Figure 5.3 shows the unity gain bandwidth of the Op-Amps with zero load. The flat gain shown in the figure is around 105dB. The unity gain bandwidth is 212 MHz. The red curve represents the Folded-Cascode structure, the blue one is for the new structure.




Figure 5.3: Unity gain bandwidth of the Op-Amps with zero load

Figure 5.4 shows the phase margin of the Op-Amps with zero load. The phase margin is about 91.51 Degrees. The red curve represents the Folded-Cascode structure, the blue one is for the new structure.




Figure 5.4: Phase margin of the Op-Amps with zero load

Figure 5.5 shows the unity gain bandwidth of the Op-Amps with 10pF load. The flat gain shown in the figure is around 105dB. The unity gain bandwidth is 133.3 MHz. The red curve represents the Folded-Cascode structure, the blue one is for the new structure.




Figure 5.5: Unity gain bandwidth of the Op-Amps with 10pF load

Figure 5.6 shows the phase margin of the Op-Amps with 10pF load. The phase margin is about 35.2 Degrees. The red curve represents the Folded-Cascode structure, the blue one is for the new structure.




Figure 5.6: Phase margin of the Op-Amps with 10pF load

Figure 5.7 shows the unity gain bandwidth of the Op-Amps with 20pF load. The flat gain shown in the figure is around 105dB. The unity gain bandwidth is 93.67 MHz. The red curve represents the Folded-Cascode structure, the blue one is for the new structure.




Figure 5.7: Unity gain bandwidth of the Op-Amps with 20pF load

Figure 5.8 shows the phase margin of the Op-Amps with 20pF load. The phase margin is about 28.3 Degrees. The red curve represents the Folded-Cascode structure, the blue one is for the new structure.




Figure 5.8: Phase margin of the Op-Amps with 20pF load

5.4 Performance issues

By comparing the simulation with and without the analog-extracted, we have found that the open loop gain of the Op-Amps has decreased $\sim 5\text{dB}$ from $\sim 110\text{dB}$ to $\sim 105\text{dB}$, the bandwidth and phase margin have increased. Table 3 shows the results with and without parasitics. Although the gain has decreased, the bandwidth and phase margin has improved with parasitics. It should be noted that the bias voltages for the Op-Amps have changed from internal bias, 1.5V for the Folded-Cascode structure and 4V for the new structure, to external bias, 2.45V for the Folded-Cascode structure and 4.64V for the new structure.

Table 3: Simulation results with and without parasitics

Output Load	Without parasitics		With parasitics	
	Bandwidth	Phase Margin	Bandwidth	Phase Margin
0 F	123MHz	65.9°	212MHz	91.51°
10 pF	100.9MHz	33.1°	133.3MHz	35.2°
20 pF	86.36MHz	18.6°	93.67MHz	28.3°

6. Verification

Physical design verification is accomplished by Design Rule Checking (DRC) and Layout versus Schematics (LVS). DRC verifies that the layout does not violate the manufacturing rules. LVS verifies that the physical layout logically matches the schematic in the number of terminals, components, component sizes and interconnection etc. After the DRC is passed, the layout is extracted and then LVS. After design and layout verification, the analog extracted schematic is created for simulating the circuit performance with parasitics.

6.1 DRC

DRC was performed on the individual level before running on the entire chip. The following figure shows that DRC is passed on the top level, which means that the entire chip does not violate the manufacturing rules and it is ready for next step, extraction.




Figure 6.1: Message of “Design Rule Check”

6.2 Extract

Extraction was performed right after DRC and once the layout is extracted, it is ready for LVS.




Figure 6.2: Extractor

```

icfb - Log: /usr/grads/gzhong/CDS.log
File Tools Options Help 1
executing: npArea = measureParameter(area NPdiode 1e-12)
npPerimeter = measureParameter(perimeter NPdiode 1e-12)
executing: saveParameter(npArea "area")
executing: saveParameter(npPerimeter "pj")
executing: extractDevice(PNdiode (pDiff "PLUS") (nBulk "MINUS") "diode ivpcell NCSU_Analog_Parts")
executing: saveProperty(PNdiode "model" strcat(modelPrefix NCSU_modelSuffix["pndiode"]))
executing: pnArea = measureParameter(area PNdiode 1e-12)
pnPerimeter = measureParameter(perimeter PNdiode 1e-12)
executing: saveParameter(pnArea "area")
executing: saveParameter(pnPerimeter "pj")
executing: saveRecognition(nChannelTran "poly")
executing: saveRecognition(pChannelTran "poly")
executing: saveInterconnect((elec "elec"))
executing: saveInterconnect((ce "cc"))
executing: saveInterconnect((nBulk "nwell"))
executing: saveInterconnect((nOhmic "active"))
executing: saveInterconnect((pOhmic "active"))
executing: saveInterconnect((nDiff "active"))
executing: saveInterconnect((pDiff "active"))
executing: saveInterconnect((poly "poly"))
executing: saveInterconnect((metall "metall"))
executing: saveInterconnect((nOhmicContact "cc"))
executing: saveInterconnect((pOhmicContact "cc"))
executing: saveInterconnect((nDiffContact "cc"))
executing: saveInterconnect((pDiffContact "cc"))
executing: saveInterconnect((cp "cc"))
executing: saveInterconnect((metal2 "metal2"))
executing: saveInterconnect((via "via"))
executing: saveInterconnect((metal3 "metal3"))
executing: saveInterconnect((via2 "via2"))
executing: saveInterconnect((nwellRes "res_id"))
executing: saveInterconnect((polyRes "res_id"))
executing: saveInterconnect((elecRes "res_id"))
executing: saveInterconnect((elecHighres "res_id"))
executing: saveDerived(metall ("metall" "net") cell_view)
executing: saveDerived(metal2 ("metal2" "net") cell_view)
executing: saveDerived(via ("via" "net") cell_view)
executing: saveDerived(metal3 ("metal3" "net") cell_view)
executing: saveDerived(via2 ("via2" "net") cell_view)
executing: copyGraphics(("text" "drawing") all)
Extraction started..... Mon May 14 00:19:43 2007
completed .... Mon May 14 00:20:17 2007
CPU TIME = 00:00:14 TOTAL TIME = 00:00:34
***** Summary of rule violations for cell "TopLevelTapeout layout" *****
Total errors found: 0
saving rep VLSIzhong/TopLevelTapeout/extracted

mouse L: showClickInfo() M: leHiMousePopUp() R: setExtForm()
>

```

Figure 6.3: Message of “Extraction complete”

6.3 LVS

LVS verifies that the physical layout logically matches the schematic in the number of terminals, components, component sizes and interconnection etc. The following figures show that LVS is passed.




Figure 6.4: Artist LVS




Figure 6.5: Message of “Analysis Job Succeeded”

```

/usr/grads/gzhong/vlsi/LVS/si.out
File Help 13
l@(#)$CDS: LVS.exe version 5.1.0 08/23/2006 23:02 (cicln01) $
Command line: /home/cadence/IC5141_USR4/tools/dfII/bin/32bit/LVS.exe -dir /usr/grads/gzhong/vlsi/LVS -l .
Like matching is enabled.
Net swapping is enabled.
Fixed device checking is enabled.
Using terminal names as correspondence points.

Net-list summary for /usr/grads/gzhong/vlsi/LVS/layout/netlist
count
94          nets
18          terminals
26          res
20          cap
620         pmos
944         rmos

Net-list summary for /usr/grads/gzhong/vlsi/LVS/schematic/netlist
count
80          nets
18          terminals
12          res
4           cap
65          pmos
75          rmos

Terminal correspondence points
N156  N6      Fout
N54   N3      Fout1
N254  N7      Fvbf
N228  N19     Fvbf1
N96   N8      In+
N179  N15     In+1
N154  N4      In-
N139  N9      In-1
N71   N5      Nout
N192  N13     Nout1
N262  N17     Nvb0
N37   N18     Nvb01
N223  N12     Vb0
N260  N10     Vb01
N100  N14     Vbf
N145  N16     Vbf1
N138  N1      gnd!
N0    N0      vdd!

Devices in the netlist but not in the rules:
pcapacitor
Devices in the rules but not in the netlist:
nfet pfet rmos4 pmos4

The net-lists match.

                layout schematic
                instances
un-matched      0      0
rewired         0      0
size errors     0      0
pruned         0      0
active         1610   156
total          1610   156

                nets
un-matched      0      0
merged          0      0
pruned         0      0
active         94     80
total          94     80

                terminals
un-matched      0      0
matched but
different type  0      0

```

Figure 6.6: Message of “Net-lists match”

Part III

7. Experimental Testing

To measure the noise, a sine wave can be applied to the circuit under test (CUT). The output of the CUT is then amplified and measured by a spectrum analyzer. In such measurement setup, a sine wave source is required. In this setup, radiated signals can introduce error by coupling into the test system through the ground loop.

Figure 7.1 shows another measurement scheme for MOSFET noise measurement [2]. In this setup, no external input signal is needed to apply to the CUT. The noise of the Op-Amp is directly amplified and measured. The CUT can then be placed into a metal box to reduce the coupling of the external radiated signals. This setup is able to achieve a bandwidth from 100 KHz up to 200 MHz, which is necessary to fully characterize the performance the low noise Op-Amps in the range of interested frequency. In this setup, the designed Op-Amps are in unity gain configuration [3]. The noises are amplified by the low noise transimpedance amplifier and then measured by a network/spectrum analyzer such as HP4195A. The additional gain stage in Figure 7.1 is optional. A capacitor is used to decouple the output current of the Op-Amp from the input of the low noise amplifiers. The transfer function defined from the positive input of the Op-Amp to the input of the HP4195A can be measured by applying a reference signal from HP4195A through switch S2 to the positive input of the Op-Amp. The input referred noise spectral density can be obtained by dividing the spectral density of measured output noise by the transfer function. The DUT shares the same inputs. S3 controls which output to be measured. Figure 7.2 shows the schematic of the low noise transimpedance amplifier [2]. Device Q_p is a BFT93 low noise PNP transistor, and Q1 to Q4 are NE856 low noise NPN transistors.




Figure 7.1: Measurement scheme for MOSFET noise measurement




Figure 7.2: Schematic of the low noise transimpedance amplifier

In the tape-out design, all the bias current is internal for the Op-Amps. The bias voltages for the Op-Amps are externally tunable. In such a design, the parameters of the Op-Amps can be tuned to desired values for performance comparison. In the post

layout simulation, we have known that the external bias is necessary because of the parasitics. The bias voltage needs to be tuned to achieve reasonable gain.

The requirement for the testing PCB would be including a 5 Volts working voltage and two bias voltages. Recommended values for these two bias voltages would be 2.45V for the Folded-Cascode structure, and 4.64V for the new structure Op-Amp. The PCB should be also including all the other necessary voltage/current sources, for example, reference voltages for the low noise transimpedance amplifier.

Figure 7.3 shows the simplified schematic for the PCB testing board.




Figure 7.3: Simplified schematic for the PCB testing board

The Op-Amp should show some correct amplification behavior with some gain when in inverting configuration. Figure 7.4 shows the sine wave input setup. If one chooses 1 KHz sine wave as the input signal, $R_1=2k\Omega$ and $R_2=100K\Omega$, then the oscilloscope should show a gain of 50 and a phase difference of 180° between the input and the output.




Figure 7.4: Sine wave input setup [1]

The AC gain measurement setup is shown in Figure 7.5. The voltage at the point A is too small to be directly measured. However, the value of V_A can be obtained by V_B through $V_A = V_B \left(\frac{R_0}{R_0 + R_3} \right)$. AC gain at a given frequency is $A = \frac{Out}{V_A}$.




Figure 7.5: AC gain measurement setup [1]

Part IV

8. Summary and conclusion

Two Op-Amps including a new structure and a Folded-Cascode structure are designed, laid out, and simulated based on the 0.5 micron CMOS process. While the literature emphasizes the reduction of flicker noise, the two structures in the project minimized the flicker noise and thermal noise simultaneously. These two Op-Amps are capable of operating in the frequency range of 1-10 MHz. Our results show that the two Op-Amps have comparable performance in simulation.

9. Suggestions for future studies/work

Although the objectives of the project were achieved successfully, there are several improvements can be made in the future work.

1. The width of the input pair of the low noise Op-Amp can be made larger to further decrease the flicker noise.
2. The bias current goes through the input pair can be made larger to further decrease the thermal noise.
3. If performance comparison of the two Op-Amps is not the objective, the gains of these two Op-Amps can be tuned to higher values.
4. The noise model for the simulation in Cadence needs to be added.

10. Biography of the author

Guixiong Zhong was born in Shantou, China and attended primary and secondary school in Shantou, China. He completed his M.S. in Physics from the University of Maine in May 2007. He is currently working towards a Master of Science in Electrical Engineering with a focus in the area of IC design and fabrication at the University of Maine.

Part V

11. Appendices for complete schematics and layout views

Appendix A

Complete schematics




Figure A.1: Test schematic for post layout




Figure A.2: Schematic of the new structure Op-Amp




Figure A.3: Schematic for the second stage of the new structure Op-Amp




Figure A.4: Schematic of the two stage new structure Op-Amp




Figure A.6: Schematic for the second stage of the Folded-Cascode Op-Amp




Figure A.7: Schematic of the two stage Folded-Cascode Op-Amp




Figure A.8: Schematic of the bias core




Figure A.9: Schematic of the entire bias circuit




Figure A.10: Schematic of Pad Vdd




Figure A.11: Schematic of the Pad ground




Figure A.12: Schematic of the Pad IO




Figure A.13: Schematic of a current mirror

Appendix B

Complete layout views




Figure B.1: Layout of the entire chip




Figure B.2: Layout of the new structure Op-Amp




Figure B.3: Layout of the second stage for the new structure Op-Amp




Figure B.4: Layout of two stage new structure Op-Amp




Figure B.5: Layout of Folded-Cascode Op-Amp




Figure B.6: Layout for the second stage of the Folded-Cascode Op-Amp




Figure B.7: Layout of Folded-Cascode Op-Amp




Figure B.8: Layout of the bias core




Figure B.9: Layout of the entire bias circuit




Figure B.10: Layout of Pad Vdd




Figure B.11: Layout of Pad ground




Figure B.12: Layout of the Pad IO




Figure B.13: Layout of a current mirror

Bibliography:

- [1] Zhineng, Zhu, “Low Noise low Offset Operational Amplifier for Nanopore-based Gene Sequencer” M.S. thesis, the University of Maine, May, 2007.
- [2] V. R. M. Manghisoni, L. Ratti and V. Speziali, “Instrumentation for noise measurements on CMOS transistors for fast detector preamplifiers”, IEEE Transactions on Nuclear Science, Vol. 49, no. 3, pp 1281-1285, 2002.
- [3] R. J. Baker, CMOS: Circuit Design, Layout, and Simulation. Hoboken, NJ, John Willey, 2005.