Phase – Locked Loops A project for ECE 547 “VLSI Design” Fall Semester 2001 at the Electrical Engineering Dept. University of Maine Designed by Fan Yang and Dali Wang This is our final project for ECE 547 — Digital Phase Locked Loops. The final layout is shown above. It consists of two sets of PLLs.