Sequence Generator Designed by Roman Shugayev Dept. of Electrical and Computer Engineering, University of Maine, Orono The ECE 547 VLSI design project consists of 128 bit sequence generator. Upon receiving an external enable signal the chip starts the process that results in a delayed 128 bit sequence appearing at the output of the chip. The