400MHz Digital Phase Locked Loop A project for ECE 547 “VLSI Design” Fall Semester 2003 at the Electrical Engineering Dept. of the University of Maine Designed by Devon Fernandez and Sanjeev Manandhar This chip Contains two Digital Phase Locked Loops. One has an operating frequency of 400MHz generated by a vco based on differential logic,