Frequency Selective MASH IQ Sigma Delta Modulator A project for ECE 547 “VLSI Design” Fall Semester 2001 at the Electrical Engineering Dept. of the University of Maine Designed by Ron Bryant and Scott Saucier This chip Contains two fourth-order MASH architecture switched capacitor sigma-delta ADCs, one channel each for the in-phase and quadrature parts of